

PG411 A01


GP104 - 8GB GDDR5, 256b, 256Mx32  
Tall DVI-D + DP + DP + HDMI + DP

TABLE OF CONTENTS


| Page | Description                             |
|------|---|
| 1    | Table of Contents                       |
| 2    | Block Diagram                           |
| 3    | PCI Express                             |
| 4    | MEMORY: GPU Partition A/B               |
| 5    | MEMORY: FBA[31:0]                       |
| 6    | MEMORY: FBA[63:32]                      |
| 7    | MEMORY: FBB[31:0]                       |
| 8    | MEMORY: FBB[63:32]                      |
| 9    | MEMORY: GPU Partition C/D               |
| 10   | MEMORY: FBC[31:0]                       |
| 11   | MEMORY: FBC[63:32]                      |
| 12   | MEMORY: FBD[31:0]                       |
| 13   | MEMORY: FBD[63:32]                      |
| 14   | GPU PWR and GND                         |
| 15   | GPU Decoupling                          |
| 16   | IFPAB DVI-D-DL                          |
| 17   | IFPE DP                                 |
| 18   | IFPEF DP                                |
| 19   | IFPC HDMI 2.0/DP                        |
| 20   | IFPD DP                                 |
| 21   | MIOA/B Interface and Frame Lock         |
| 22   | MISC1: Fan, Thermal, JTAG, GPIO, Stereo |
| 23   | MISC2: ROM, XTAL, Straps                |
| 24   | PS: 1V8, 1V8_AON                        |
| 25   | PS: 5V, PEX_VDD                         |

| Page | Description                                  |
|------|--|
| 26   | PS: FBVDD                                    |
| 27   | PS: NVVDD_OVR8                               |
| 28   | PS: Blank Page                               |
| 29   | PS: NVVDD Phase 1-4                          |
| 30   | PS: NVVDD Phase 5 & 6                        |
| 31   | PS: Blank Page                               |
| 32   | PS: Dynamic Power Balance Phases             |
| 33   | PS: Dynamic Power Balance Logic              |
| 34   | PS: NV3V3, NV12V                             |
| 35   | PS: Inputs, Filtering, and Monitoring        |
| 36   | PS: Shutdown and Sequencing                  |
| 37   | PS: 12V Current Steering PSI Control and LED |
| 38   | MECH: Bracket/Thermal                        |

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


|   |   |   |
|---|---|---|
|  | MICRO-STAR INT'L CO.,LTD                |   |
|   | MS-V328                                 |   |
|   | Size<br>Custom                          | Document Description<br><a href="#">Table of Contents</a> |
|   | Date: <u>Wednesday, August 17, 2016</u> | Sheet <u>1</u> of <u>38</u>                               |





QUADRO OPTIONS SHOWN IN YELLOW  
and prefix "QD:"






































FBVDD




NVVD




NVVD




1V8\_AON




VDD18







- Two cases to be considered:
1. DP AUX to DP connector: AUX AC coupled
  2. DP AUX to DP-DVI dongle: AUX pass through



Two cases to be considered:


1. DP AUX to DP connector: AUX AC coupled
2. DP AUX to DP-DVI dongle: AUX pass through







Two cases to be considered:

1. DP AUX to DP connector: AUX AC coupled
2. DP AUX to DP-DVI dongle: AUX pass through



**MICRO-STAR INT'L CO.,LTD**  
**MS-V330**

|                                  |  |                |
|----------------------------------|--|----------------|
| Size<br>Custom                   | Document Description<br><b>Table of Contents</b> | Rev<br>5.0     |
| Date: Wednesday, August 17, 2016 |  | Sheet 20 of 39 |










| STRAP5 | STRAP4 | STRAP3 | SMB_ALT_ADDR | DEVID_SEL | PCIE_CFG | VGA_DEVICE |
|--------|--------|--------|--------------|-----------|----------|------------|
| M      | H      | H      | 1            | 1         | 1        | 1          |
| M      | H      | L      | 1            | 1         | 1        | 0          |
| M      | L      | H      | 1            | 1         | 0        | 1          |
| M      | L      | L      | 1            | 1         | 0        | 0          |
| L      | H      | M      | 1            | 0         | 1        | 1          |
| L      | M      | H      | 1            | 0         | 1        | 0          |
| L      | M      | L      | 1            | 0         | 0        | 1          |
| L      | L      | M      | 1            | 0         | 0        | 0          |
| H      | H      | H      | 0            | 1         | 1        | 1          |
| H      | H      | L      | 0            | 1         | 1        | 0          |
| H      | L      | H      | 0            | 1         | 0        | 1          |
| H      | L      | L      | 0            | 1         | 0        | 0          |
| L      | H      | H      | 0            | 0         | 1        | 1          |
| L      | H      | L      | 0            | 0         | 1        | 0          |
| L      | L      | H      | 0            | 0         | 0        | 1 DEFAULT  |
| L      | L      | L      | 0            | 0         | 0        | 0          |


|                       |                        |                       |
|-----------------------|------------------------|-----------------------|
| H=High :Tied to 1.8V  | 1.SMB_ALT_ADDR ENABLE  | 1.PCIE_CFG LOW POWER  |
| M=Middle:Tied to 0.9V | 0.SMB_ALT_ADDR DISABLE | 0.PCIE_CFG HIGH POWER |
| L=Low :Tied to 0V     | 1.DEVID_SEL REBRAND    | 1.VGA_DEVICE ENABLE   |
|                       | 0.DEVID_SEL ORIGINAL   | 0.VGA_DEVICE DISABLE  |






# PEX PLL Switcher

$$V_{out} = V_{ref} * (1 + R_{top}/R_{bot})$$
$$4.9875 = 0.8 * (1 + 40.2K/7.68K)$$

|   |                                 |  |          |
|---|---------------------------------|--|----------|
|  | <b>MICRO-STAR INT'L CO.,LTD</b> |  |          |
|   | <b>MS-V330</b>                  |  |          |
|   | Size<br>Custom                  | Document Description<br><u>Table of Contents</u> | Rev<br>5 |
| Date: Wednesday, August 17, 2016  |                                 | Sheet 25 of 39                                   |          |





VOLTAGE OUTPUT LEVELS ARE SET BY  
CONTROLLING THE LEVEL OF GPIO8  
ACCORDING TO THE FOLLOWING TABLES:

SAMSUNG K4G1325FC-HC28

| GPIOB LEVEL | FBVDD OUTPUT VOLTAGE |
|-------------|----------------------|
| 0           | 1.35V                |
| 1           | 1.55V                |

NCP81274 +UP9511 nVIDIA GPU POWER CKT - 8 PHASE



|   |                                 |  |            |
|---|---------------------------------|--|------------|
|  | <b>MICRO-STAR INT'L CO.,LTD</b> |  |            |
|   | <b>MS-V330</b>                  |  |            |
|   | Size<br>Custom                  | Document Description<br><u>Table of Contents</u> | Rev<br>5.0 |
| Date: Wednesday, August 17, 2016  |                                 | Sheet 27 of 38                                   |            |




MSI CONFIDENTIAL  
00017967 jonepei (裴亮樂)  
RD(C)2017092201 RMA工程課  
石阿鋒 (00068760)

|                                  |                                   |                |
|----------------------------------|-----------------------------------|----------------|
| MICRO-STAR INT'L CO.,LTD         |                                   |                |
| MS-V330                          |                                   |                |
| Size                             | Document Description              | Rev            |
| Custom                           | <a href="#">Table of Contents</a> | 5.0            |
| Date: Wednesday, August 17, 2016 |                                   | Sheet 28 of 38 |






## Power Supply: VDDC PHASE 5-8





MSI CONFIDENTIAL  
00017967 jonepei (裴亮樂)  
RD(C)2017092201 RMA工程課  
石阿鋒 (00068760)


|                                  |                                   |                |
|----------------------------------|-----------------------------------|----------------|
| MICRO-STAR INT'L CO.,LTD         |                                   |                |
| MS-V330                          |                                   |                |
| Size                             | Document Description              | Rev            |
| Custom                           | <a href="#">Table of Contents</a> | 5.0            |
| Date: Wednesday, August 17, 2016 |                                   | Sheet 31 of 38 |

MSI CONFIDENTIAL  
00017967 jonepei (裴亮樂)  
RD(C)2017092201 RMA工程課  
石阿鋒 (00068760)


|   |                          |                                   |                |
|---|--------------------------|-----------------------------------|----------------|
|  | MICRO-STAR INT'L CO.,LTD |                                   |                |
|   | MS-V330                  |                                   |                |
|   | Size                     | Document Description              | Rev            |
|   | Custom                   | <a href="#">Table of Contents</a> | 5.0            |
| Date: Wednesday, August 17, 2016  |                          |                                   | Sheet 32 of 38 |


MSI CONFIDENTIAL  
00017967 jonepei (裴亮樂)  
RD(C)2017092201 RMA工程課  
石阿鋒 (00068760)
















Brackets:



Mechanical Holes Symbol



GPU Stiffener

